## **Notice of References Cited**

Application/Control No. 09/691,083	Reexamination	Applicant(s)/Patent Under Reexamination BODEN ET AL.		
Examiner	Art Unit			
George Fourson	2823	Page 1 of 1		

## **U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-2003/0040159	02-2003	Sasaki, Katsuhito	438/286
	В	US-2003/0232475	12-2003	Sasaki, Katsuhito	438/303
	С	US-2005/0106791	05-2005	You et al.	438/197
	D	US-2005/0106825	05-2005	You et al.	438/301
	Ε	US-			
	F	US-			
	G	US-			
	Н	US-			
	1	US-			
	J	US-			
	К	US-			
	L	US-			
	Δ	US-			

## **FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	S					
	Т					

## **NON-PATENT DOCUMENTS**

			NON-FAIENT DOCUMENTS
	*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
7	¥	υ	Wolf, S. et al, "Silicon Processing for the VLSI Era: Vol.1, Process Technology", Lattice Press, 1986, pp.207-210
		٧	
		W	
		x	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

U.S. Patent and Trademark Office PTO-892 (Rev. 01-2001)

**Notice of References Cited** 

Part of Paper No. 20050708

Copy previously Supplied (corrected citation)